Search
Now showing items 1-1 of 1
Arquitectura reconfigurable de memorias para procesamiento en paralelo y aceleración de algoritmos
(Tesis (D.C.)--Centro de Investigación y de Estudios Avanzados del I.P.N. Unidad Guadalajara., 2015)
Browse
All of DSpaceCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsxmlui.ArtifactBrowser.Navigation.browse_advisorxmlui.ArtifactBrowser.Navigation.browse_directorThis CommunityBy Issue DateAuthorsTitlesSubjectsxmlui.ArtifactBrowser.Navigation.browse_advisorxmlui.ArtifactBrowser.Navigation.browse_director
My Account
Discover
AuthorPedroza de la Cruz, Adrian (1)Subject
Computer architecture (1)
Dissertations, Academic (1)Field programmable gate arrays (1)
INGENIERÍA Y TECNOLOGÍA (1)
Verilog (Computer hardware description language) (1)... View MoreDate Issued
2015 (1)
Has File(s)Yes (1)